This paper focuses on the design of high loop delay modulators for parallel sigma-delta conversion. Parallel converters, allowing a global low oversampling ratio, consist of several bandpass modulators with adjacent central frequencies.
Introduction
In broad band applications, many new approaches to achieve both highresolution and large-band converters have been proposed. One is parallel sigma-delta (Σ∆) conversion, which performs the required signal-to-noiseratio (SNR) in a wide frequency band without increasing the sample frequency (f s ) [1] . We explore, in the context of the VERSANUM project funded by the FRENCH ANR AFRU program, a novel technique to design parallel Σ∆ converters based on frequency-band-decomposition (FBD) technique [2] . The global oversampling ratio (OSR: defined as half the sample frequency divided by the converter bandwidth (∆f )) is decreased by putting in parallel high-order (≥ 4) modulators. Thus, each modulator passes one M th of the signal frequency band when there are M modulators. In this project the normalized frequency band of interest is between 0.2f s and 0.3f s resulting in an equivalent OSR equal to 5. For example, with 8 modulators in parallel, the OSR of each modulator must be equal to 40, resulting in a global precision of about 12 bits. Higher precision can be theoretically reached by increasing the OSR of each modulator but the power consumption and the complexity of signal re-composition algorithms increase. Here an OSR equal to 64 is chosen resulting theoretically into 14 bits of resolution by 13 parallel modulators. 6 th -order continuous-time (CT) band-pass single-stage Σ∆ modulators are good candidates in this thematic since they are high resolution converters, quite immune to coefficient errors and capable of working at high frequencies [3] . However, the sensitivity of the performance of CT circuits to analog imperfections (such as the excess loop delay) and the signaldependent stability of high-order modulators are the main obstacles to overcome [4] , [5] , [6] .
For high loop delay CT Σ∆ modulators, a methodology to calculate the CT loop filter (G * (s)) through its discrete-time (DT) counterpart (F (z)) is 2 presented in [7] . Indeed there exist various methods and toolboxes to find the discrete-time transfer function corresponding to demands and the design of CT modulators may lean to this progress [8] . In [7] It is shown that G * (s) and F (z) can be linked by:
in which L −1 denotes the inverse Laplace transform, B(s) denotes the Laplace transform of the impulse response of the digital to analog converter (DAC)
including the ADC delay and Z T is the Z-transform with sampling period equal to T s . D(z) is introduced to ensure the existence of a solution for (1) i.e. finding an identification in z −k term. It can be considered as additive feedback terms between the modulator output and the ADC input ( Fig.1 .a). Because of practical issues widely discussed in [9] , the implementation of the terms of D(z) which have a delay less than the DAC delay faces several problems and in most of cases they are neglected ( Fig.1.b ). In (1) these terms correspond to a 1 z −1 , a 2 z −2 , ... and a m−1 z −(m−1) . As a result, the noise transfer function (NTF) and the signal transfer function (STF) of this design ( Fig.1.b) , called all over the paper the initial design, do not match the original DT modulator. This results in resolution loss and stability issues.
In recent studies, single-stage topologies are based on multi-feedback techniques [10] , [11] , [12] , [13] inspired from [14] . The deteriorated performance of the initial design (because of the neglected terms of D(Z)) is 3 matched to the DT counterpart by tuning separately the pulses of two DACs in the feedback controlling the position of the poles of the NTF. The drawback is the sensitivity of the performance of high-order (≥ 4) modulators to nonlinearity of DACs. Although DAC linearity is achievable by correction methods such as dynamic element matching (DEM) [15] , these methods result in increasing the size and the power consumption of the circuit as well as the loop delay. Moreover, at low OSR, DEM algorithm must be modified to prevent the occurrence of in-band signal-dependent tones in the modulator output spectrum [15] . The disadvantages of the linearization methods are doubled for multi-feedback topologies since two DACs are used. In section II the proposed topology is described and the governing equations of the NTF and the STF are given. It is shown that the performance of the initial design, obtained through (1), is deteriorated for central frequencies other than 0.25f s because of the absence of the neglected terms of D(z). This design is optimized by the developed method in section III to recover the performance. In section IV a design example is given for f s equal to 400 MHz. The scope of silicon implementation of the full system is also discussed. Finally conclusions are presented in section V.
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The proposed topology for 6 th -order CT single-stage Σ∆ modulators is shown in Fig. 2 . g i is the feedforward coefficient, H i is the resonator transfer function, k i is the additional signal path coefficient and a m , the last term of D(z) in (1), compensates the excess loop delay. The main differences between this topology and other feedforward topologies are g 1 which increases significantly the flexibility to control the poles of the NTF without modifying the zeros and k i that modifies the STF without modifying the NTF.
Noise transfer function
The loop filter transfer function (G(s)) of the proposed topology illustrated in Fig. 2 is governed by:
in which each function can be replaced by the behavioral model of the corresponding analog component. In the ideal case g i (s) is simple gain and
s+ω ri 2 (the transfer function of an ideal 2 th -order resonator with a finite quality factor (Q)), in which ω ri = 2πf ri and f ri 
The variation of a 1 , the non-implemented term of D(z), is given in Table 1 . 
with that of the original DT modulator. The modulus margin (M M ) is 
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The interested reader can refer to [16] . As it is shown in Fig. 4 , the resolution of the initial design corresponds to that of the DT modulator whereas the modulus margin does not. Indeed the absence of a 1 modifies the poles of the NTF while the zeros of the NTF are maintained fixed.
A small modulus margin indicates that the initial design is highly sensitive to imperfections for f c other than 0.25f s . As it is mentioned in the introduction, in many studies an extra feedback is used to compensate the performance loss of the initial design while in section 3 it is shown that the provided degrees of freedom by the proposed topology are sufficient to recover the performance.
Signal transfer function
The expression of the STF cannot be directly governed in the s or the z domains since the input of the STF is CT while its output is DT. In order to calculate analytically the STF, the signal filter (G x (s)) and the noise filter (F l (z)) must be separated ( Fig. 5) . A sampler is placed after G x (s) Figure 5 : System modifications to calculate the STF.
to ensure the DT behavior of the model. The modifications are done in the sense that an input signal at pulsation ω gives, after a possible aliasing, an
The expression of the STF can be then governed by:
For the topology of Fig. 2 , G x (s) is as follows:
in which g x0 (s) is the main signal path and g x1 (s) and g x2 (s) are the extra signal paths. The expression of g i (x) is governed by:
For f c = 0.25f s , Fig. 6 shows the STF when k 1 and k 2 are set to 0. The The proposed topology presents the advantage of STF shaping by tuning k 1 and k 2 to reduce the overshoots. The developed method to increase the modulus margin while maintaining the resolution and to shape the STF is described in the next section.
Optimisation method
As it was mentioned in section 2.1, the absence of a 1 modifies the poles of the NTF which may leads to performance degradation and even instability ( Fig. 4 ). To answer the requirements of FBD converters (in which several modulators work at different central frequencies [2] ), the stability margin at f c other than 0.25f s must be improved considering analog imperfections.
In this regard the NTF and the STF are calculated by introducing in the loop filter transfer function (2) the system-level behavioral model of the analog components obtained from post-layout simulations. An optimisation method is developed to increase the modulus margin while maintaining the resolution and to shape the STF. This method can be used for other structures by calculating the proper NTF and STF. 10 
NTF optimization
The vector of the modifiable parameters to optimize the modulus margin (M M ) is:
in which d corresponds to the loop delay and g i and b 2 denote the DC gain of the feedforward coefficients and H 2 (s) respectively. It should be noted that b 1 and b 3 are not independent degrees of freedom. The starting point of the iterations, at each f c , is the parameters of the initial design ( Fig. 3) . The optimization has to ensure a sufficient resolution (SNR) while maintaining certain immunity to analog mismatches (large modulus margin). We introduce the optimization criterion (κ) as : is a regularization term given by:
Although the exact partial derivatives cannot be calculated, a finite difference scheme is used to approximate ζ. Without ζ, the optimisation criterion 
STF optimization
The second objective of the optimisation method consists in shaping the STF by adjusting the additive signal paths coefficients (k 1 and k 2 ). The proposed solution in this work ( Fig. 7) consists in optimizing k 1 and k 2 to minimize the error between the ideal form and the real form of the STF.
The error function to minimize in order to obtain a unity-gain STF can be governed by:
in which ef 1 , ef 2 and ef 3 are given by:
df ),
and ∆f is equal to f s /OSR. Once this objective is attained, the modulator is an auto-filtering system and it is less dependent on the input filter of the modulator to reduce interferer. Another possibility is to use a constrained optimization. In this case, the function to minimize is the maximum of the modulus of the STF out of band (∆f )). The constraint is the minimum of the modulus of the STF in band which must be higher than one. Both methods give almost identical results.
Design example 4.1 Behavioral models
In [2] it is shown that for broadband applications with low OSR, a large Q-factor (higher than 75 ) is necessary to achieve the required SNR. A large Q-factor can be obtained using piezo-electric resonators such as surface acoustic wave (SAW) [12] or lamb wave resonators (LWR) [17] . Their resonant frequency is also less sensitive to process and temperature variations. However they have their own disadvantages such as harmonic content and the anti-resonance frequency (Fig. 8.c) . In [12] , a differential structure using a compensation capacitance (C c ) is proposed to compensate the anti-resonance frequency. This structure and the corresponding electrical model are shown in Fig. 8 , where x denotes the piezo-electric resonator and 
Simulation results
Let us consider a 6 th -order Σ∆ modulator with OSR = 64. The sample frequency (f s ) is equal to 400MHz. In the context of VERSANUM project we intend to employ LWRs performing a Q-factor equal to 75 [17] . Although a large Q-factor is considered, it is not a fundamental requirement of the proposed approach. The parameters of the equivalent model of the electronic control circuit (Fig. 8.b ) are extracted from post-layout simulation presented in [18] containing the electrical response of the LWR [17] . Through the worst cases simulations, in AMS Bi-CMOS 0.35µm technology, the maximum error on C c is up to 6%, the cut-off frequency of gain stages (ω p ) is down to 3f s , the real part of Z I and Z O is up to 40Ω and finally the error on the DC gain of the gain stages (γ) is up to 20%.
The parameters of the initial design and the optimized design are presented in Table 2 . The initial design is unstable with analog imperfections while the stability is recovered for the optimized design with the same imperfections.
However the resolution is reduced by 2-bits compared with the original DT modulator. The calculated values of k i to achieve a filtering STF across the frequency band of interest (0.2f s < f c < 0.3f s ) is also shown in Fig. 9 .a.
For f c = 0.25f s , the optimized STF (k 1 = 4.95, k 2 = −8) is compared with the initial one (k 1 &k 2 = 0). The amplitude axis is in logarithmic mode to prove that the additive paths have no influence on the implicit antialiasing filtering characteristic of the modulator.
The SNR of the optimized modulator and the output signal spectrum are shown in Fig. 10 .a and Fig. 10 .b respectively for f c = 0.25f s considering the imperfections. To prove the reliability of this approach, the sensitivity of the optimized design to imperfections is compared to that of the initial design.
The position of the critical poles of the NTF are compared in Fig. 11 .a, for f c = 0.25f s before and after the optimisation. As it is shown, some poles of the initial NTF lie outside the unit circle. So the modulator is unstable even for a null input signal. The distance between the NTF poles of the optimized design and the unit circle shows the reduction of the sensitivity to imperfections after optimisation. For f c = 0.25f s , the influence of k 1 and k 2 variation on the STF is also shown in Fig. 11 .c. As it is shown, the shape of the STF is not deeply modified even for 5% of error on k 1 and k 2 .
The sensitivity of the initial design to C c errors is compared with that of the optimized design in Fig. 11 .d. The initial modulator becomes unstable for an error on C c larger than 2% while the optimized modulator is quite immune to C c variation less than 6%. The influence of the variation of g 1 and g 3 on the modulus margin is also shown in Fig. 11 .b. It should be noted that for a stable modulator, the variation of g i and C c have no influence on the resolution since they modify the position of the poles of the NTF and not the zeros. On the other side, the variation of the gain of the resonators modify the resolution since they change the gain of the feedforward path.
Here we have no intention to compare the proposed methodology with others since the results are obtained from a behavioral simulation. However it is shown that the proposed methodology is theoretically able to find the optimal parameters ensuring the performance of the modulator despite of 
Converter Implementation
Although the results are interesting in terms of stability and resolution, implementation issues must be overcome. The values of the optimized k 1 and k 2 are large. This complicates the design of the corresponding analog circuits. Moreover, the design of a tunable DAC delay is difficult since the linearity of the DAC is a critical parameter of high-order Σ∆ modulators.
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The digital part of the project has been studied along the VERSANUM project [2] . It was shown that in a 0.35µm technology, the area of the digital part is around 0.8mm 2 for each modulator, resulting in 6mm 2 for 8 modulators. Using more recent technologies (0.65 nm), this area could be reduced 0.2mm 2 for the whole converter. Several techniques, specially lamb wave resonators or BST filters (based on Ba x Sr 1−x T iO3 materials), are studied to implement the resonators. However all of them are off-chip components increasing the circuit size (upto 1mm 2 ) and the sensitivity to the environment noise.
All modulators plus the digital part could be integrated in a single chip although the resonators are for the moment off-chip. This integration is in the scope of the European ARTEMOS project [19].
Conclusion
A new topology for 6 th -order CT single-stage sigma-delta modulators based on weighted-feedforward techniques was proposed. This topology offers an adequate control of the NTF by feedforward coefficients. Another advantage of this topology is its filtering STF thanks to the additive signal paths. It was shown that for high loop delay structures, the required system modifications due to practical obstacles results in stability issues specially for f c other than 0.25f s . Moreover it was shown that the CT modulator is highly sensitive to analog imperfections. A numerical optimisation method was developed to reduce the sensitivity to imperfections while maintaining the resolution. Major analog circuit imperfections such as the anti-resonance frequency of the piezo-electric resonators are modeled and are introduced in the optmisation algorithm. Then, the modifiable parameters of the modulator were determined through the optimisation method. The results of similations prove the reliability of this approach.
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